We claim:

- 1. A semiconductor configuration, comprising:
- a base layer made of semiconductor material;

an insulation layer arranged above said base layer;

a monocrystalline silicon layer disposed above and adjoining said insulation layer, said monocrystalline silicon layer and said insulation layer forming an interface therebetween; and

a passivating substance X forming Si-X bonds at said interface between said insulation layer and said monocrystalline silicon layer, whereby a bond energy of one of said Si-X bonds is greater than a bond energy of an Si-H bond.

- 2. The semiconductor configuration according to claim 1, wherein said base layer is a semiconductor substrate.
- 3. The semiconductor configuration according to claim 1, wherein said passivating substance X is a substance selected from the group consisting of halogen and nitrogen.
- 4. The semiconductor configuration according to claim 1, which further comprises:

a plurality of laterally adjacent, differently doped regions formed in said monocrystalline silicon layer, said regions forming a source region, a channel region, and a drain region of a MOSFET; and

a gate oxide layer disposed above said channel region and an electrical connection structure forming a gate of the MOSFET disposed on said gate oxide layer.

- 5. The semiconductor configuration according to claim 4, wherein said channel region in said monocrystalline silicon layer and said gate oxide layer form an interface therebetween, and said passivating substance X is also present at said interface between said channel region and said gate oxide layer, with a formation of Si-X bonds.
- 6. The semiconductor configuration according to claim 3, wherein:

the MOSFET is one of a plurality of MOSFETs of the semiconductor configuration; and

mutually adjacent MOSFETs are isolated from one another by Mesa insulation.

7. A method of fabricating the semiconductor configuration according to claim 1, which comprises the following steps:

providing a semiconductor structure having the base layer, the insulation layer, and the mongcrystalline silicon layer;

introducing the passivating substance X into one of the insulation layer and the monocrystalline silicon layer during or after the fabrication of the semiconductor structure; and heat-treating the semiconductor structure with the passivating substance X.

- 8. The method according to claim 7, wherein the introducing step comprises ion-implanting the passivating substance X.
- 9. The method according to claim 8, wherein the introducing step comprises defining an implantation maximum for the passivating substance X in vicinity of an interface between the insulation layer and the monocrystalline silicon layer.
- 10. The method according to claim 7, wherein the passivating substance X is introduced into the semiconductor structure during a fabrication thereof, by means of the following steps:

providing two silican semiconductor substrates;

oxidizing and forming a respective oxide layer on the two silicon semiconductor substrates;

selecting an introducing step from the group consisting of introducing the passivating substance X into at least one of the oxide layers, introducing the passivating substance X before the oxidation step into one of the silicon semiconductor substrates, and introducing the passivating substance X after the oxidation step into one of the silicon semiconductor substrates;

joining the two silidon semiconductor substrates by contacting the two oxide layers; and

partially removing one of the silicon semiconductor substrates and forming the monocrystalline silicon layer.

- 11. The method according to claim 7, wherein comprises forming a covering oxide layer on the monocrystalline silicon layer.
- 12. The method according to claim 7, which comprises patterning the monocrystalline silicon layer by etching away regions thereof down to the underlying insulation layer.
- 13. The method according to claim 12, wherein the patterning step is performed before the step of introducing the passivating substance X into one of the insulation layer and the monocrystalline silicon layer.

- 14. The method according to claim 12, wherein the patterning step is performed after the step of introducing the passivating substance X into one of the insulation layer and the monocrystalline silicon layer.
- 15. The method according to claim 7, which comprises:

doping the monodrystalline silicon layer differently region by region by means of ion implantation; and

performing the doping step after the step of introducing the passivating substance X and the heat-treating step.